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Abstract—This paper introduces a family of DC-DC converters based on impedance source DC-DC 
converters.  The derived topology is suitable for high voltage step-up ratios. Compared to the typical 
impedance source DC-DC converters, the proposed topology dramatically reduces the voltage stresses on 
the power semiconductor devices. In order to suppress the voltage spikes and recycle the leakage 
inductance energy, the passive-lossless clamp scheme is designed in this paper. The paper presents an 
analysis of the converter and results from a prototype converter to validate the topology’s performance. 
Index Terms—DC/DC converter,. 
I Introduction 
As the ways of delivering the world’s electrical energy needs is changing, renewable energy 
sources are being more widely employed. However, renewable energy sources are generally not 
directly compatible with the grid, for example PV systems, or even for direct connection to inverters.  
[1]-[3]. Therefore, high voltage ratio, step-up DC-DC converters are widely used as an interface 
between the low voltage sources and the inverter [4]. Among the non-isolated converters used the 
traditional boost converter is a popular choice because of its simple structure [5]. However, if this 
converter is operated at the extremes of the duty cycles range then the rectifier diode must sustain 
short pulsed currents with high amplitude when a high voltage gain is required. This operating 
scenario leads to diode reverse recovery and the electromagnetic interference (EMI) problems. 
Moreover, the switch suffers from high voltage stress and hence this makes the low resistance 
MOSFET unavailable. The efficiency will also be lower in high voltage gain applications, it is 
 difficult for traditional boost converter to achieve both high voltage gain ratio and high 
efficiency.[4]-[6] 
Many topologies have been proposed for high voltage gain applications. These topologies include 
switched-component techniques (switches-inductor and switched-capacitor), cascaded techniques 
(output-series and converter-series) and magnetically coupled techniques.[7]-[12] Since the Z source 
impedance network was introduced [13], many impedance networks have been reported for realizing 
converters with high voltage gain[14]. Due to the  versatility of the impedance network approach (i.e. 
DC-DC conversion, DC-AC conversion, AC-AC conversion and AC-DC conversion), it has been used in 
the high voltage gain  application[15]-[18]. However the problem with this approachis that the voltage 
stress on switch is equal to the output voltage, making high performance MOSFET unavailable As well as 
adding cost and losses to the system 
To solve the above concerns, a family of DC-DC converters has been derived from impedance 
source DC-DC converters for the high voltage gain applications. In this paper one of the resulting 
topologies is analyzed as an example,  theoretical analysis and experimental results are provided to 
validate the operation of the converter. 
II Existing X-source network 
Since the Z source network is presented in 2003[13], various X-source networks have been further 
developed to provide an efficient means of converting power with a wider range of voltage gain[14]. Lots 
of voltage boosting technology, such as coupled inductor, switched inductor and so on, have also been 
applied in the X source networks. They typically include  source (Fig.1(a)), T source (Fig.1(b)), new 
type T source (Fig.1(c)), switched coupled inductor Z (SCL-Z) source (Fig.1(d)), basic Z source 
(Fig.1(e)), switched inductor Z source (Fig.1(f)), switched coupled inductor Z source (Fig.1(g)), Sigma Z 
source (Fig.1(h)) , TZ source (Fig.1(i)) , Tau source  (Fig.1(j)) and Y source networks (Fig.1(k)). 
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                            Fig.1 X source networks 
III A family of high step up DC-DC converters stems from X-source network 
A. X-source DC-DC converters 
It is known that the X-source network can be applied to DC-DC, DC-AC, AC-AC and AC-DC power 
conversion[13]. Among four conversion forms, the DC-AC power conversion is the most widely studied. 
The DC-DC converters stem from X-source network have recently been studied. By adding the typical 
boost converter output structure, X source DC-DC converters can be obtained. As shown in Fig.2, Y 
source DC-DC converter can efficiently boost the low voltage to the high voltage[15]. 
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Fig.2 Y source DC-DC converters 
The similar methods can be applied to the  source network (Fig.3(a)), T source network (Fig.3(b)), 
new type T source network (Fig.3(c)), switched coupled inductor Z (SCL-Z) source network (Fig.3(d)), 
basic Z source network (Fig.3(e)), switched inductor Z source network (Fig.3(f)), switched coupled 
inductor Z source network(Fig.3(g)), Sigma Z source network (Fig.3(h)) , TZ source network (Fig.3(i)) 
and Tau source network (Fig.3(j)). Then, the X source DC-DC converters can be obtained. 
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                            Fig.3 X source DC-DC converters 
 B. The existing problems in X-source DC-DC converters 
Based on Fig.3, the generalized X source DC-DC converters structure can be represented as shown 
in Fig.4 (a). As the voltage stress on the power switch is equal to the output voltage, it is impossible to use 
the low voltage rated MOSFET. This is not beneficial for the improvement of performance of the 
converter. Therefore , how to find a way to reduce the voltage stress on the power switch, this is the key 
point.  
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Fig.4 (a) The generalized X source DC-DC converter structure (b) The essence of reducing the 
voltage stress on the power switch 
C. The deduced high step-up DC-DC converters with reduced voltage stress on MOSFET 
The essence of reducing the voltage stress on the power switch is adding the voltage source between 
the output capacitor and the power switch as shown in Fig.4 (b). Therefore, in order to make the low 
voltage rated MOSFET available, the power switch S in the X source DC-DC converters can be 
reasonably moved forward, meanwhile, the position of some components need to be changed. Then, a 
family of basic high step up DC-DC converters can be deduced as shown in Fig.5. According to the basic 
inductor voltage-second balance principle, Table I shows the gains and switch voltage stresses of 
converters from Fig.5. 
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Fig. 5 A family of basic high step up DC-DC converters 
 Table I Gains and switch voltage stresses of basic converters 
Topology Ideal voltage gain Ideal voltage stress on the 
power switch 
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IV Operational principle of the proposed converter 
In this part, Fig.5 (a) is analyzed in more detail as the representative of the family of basic high step 
up converters proposed in part II. As the leakage inductor induces high voltage spike on the MOSFET, 
thus, the diode-capacitor clamped circuit is introduced into the main circuit as shown Fig.6 (a). Fig.6 (b) 
shows the equivalent circuit of the proposed converter (where I = I~V). Among Fig.6 (b), the coupled 
inductor is modeled as the magnetizing inductance ML , the leakage inductance kL and ideal transformer. 
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 Fig.6 (a) The proposed converter with the clamped circuit, (b) the equivalent circuit of the proposed 
converter 
To simplify the circuit analysis, the following conditions are assumed 
(a) Capacitors
1C , cC and oC are large enough that the voltages on them are considered to be constant 
in one switching period. 
(b) The power MOSFET and diodes are treated as ideal, but the parasitic capacitor of the power 
switch is considered. 
(3) The coupling coefficient of the coupled inductor K is equal to  M M k+L L L  and the turns ratio 
of coupled inductor N is equal to
1 2N N . 
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Fig.7 The operational waveforms of the proposed converter 
A.CCM Operation 
In the CCM operation, there are five operating modes in one switching period of the proposed 
converter. Fig.7 shows the operational waveforms and Fig.8 shows the current-flow path of the proposed 
converter for each modes. Here, the operating modes are described in detail. 
Mode I [ 0 1,t t ]: In this transition interval, the switch S starts to conduct. The diodes 1D and 2D  are 
reverse biased. Diode oD is forward biased. The current-flow path is shown in Fig.8 (a). The leakage 
inductance kL and magnetizing inductance mL  are charged by the input source inV . The leakage 
inductor current 
kL
i increases linearly. The current diode oDi  decreases. The parasitic capacitor of the 
 switch S discharges timely. The input source
inV , magnetizing inductance mL  and capacitor 1C  are in 
series to provide energy to the output capacitor 
oC and load R .When the current oDi  becomes zero, this 
operating mode ends. 
Mode II [
1 2,t t ]: In this transition interval, the switch is still turned on. Diode 2D is forward biased. 
Diodes
1D and oD are reverse biased. The current-flow path is shown in Fig.8 (b). The leakage inductor 
current 
kL
i and secondary-side current 
2N
i increase approximately linearly. Meanwhile, the capacitor 
1C is charged by the secondary-side winding 2N and capacitor cC . The output capacitor provides energy 
to the load. When the switch S is turned off at
2=t t , this interval is finished.  
Mode III [
2 3,t t ]: In this transition interval, the switch S is turned off. Diodes 1D and oD are reverse 
biased. Diode
2D  is forward biased. Fig.8(c) shows the current-flow path. The energy of the leakage 
inductance 
kL  is released to the parasitic capacitor of the switch S. The output capacitor provides energy 
to the load. When the voltage stress on the switch S is equal to the voltage capacitor
cC , diode 1D  begins 
to conduct, this mode ends. 
Mode IV [
3 4,t t ]: In this transition interval, the switch S is turned off. Diode 2D is reverse biased. 
Diodes
1D  and oD  are forward biased. The current-flow path is shown in Fig.8 (d). The energy of 
leakage inductor is transferred into the clamped capacitor
cC . The input source, magnetizing inductor, and 
the capacitor 
1C  provide energy to the output capacitor oC  and the load. When the diode current 
1Di decreases to zero at 4=t t , this mode ends. 
Mode V [ 4 5,t t ]: In this transition interval, the switch is turned off. Diodes 1D  and 2D   are reverse 
biased. Diode oD is forward biased. The current-flow path is shown in Fig.8 (e). The input source, 
magnetizing inductor together with blocking capacitor 1C  provide energy to the output capacitor oC  
and the load. When the switch S begins to conduct at 5=t t , the new switching period begins. 
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Fig.8 The operational modes of the proposed converter. (a) Mode I. (b) Mode II. (c) Mode III. (d) 
Mode IV. (e) Mode V. 
V Performance analysis of the proposed converter 
A. Voltage gain expression 
When the proposed converter operates in CCM mode, since the time durations of modes I and III is 
very transient, therefore, the two modes are neglected. During the time duration of mode II, the following 
equations can be expressed based on Fig.8 (b), 
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During the time duration of mode IV, the following equation can be derived as, 
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During the time duration of modes IV and V, the following expression can be written as, 
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By applying the volt-second balance principle on magnetizing inductor
ML , the following equation is 
given, 
II V
0
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S S
S
DT T
L L
DT
V dt V dt                          (5) 
And substituting (1) and (3) into (4), collecting the terms, the voltage expressions of capacitor 
cCV and VLV  are obtained as 
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From (1), (2) and (6), the voltage stress on the capacitor 
1C  can be obtained as 
2
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Finally, based on the equations (4), (7) and (8), the voltage conversion gain can be computed as 
1
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The schematic of the voltage gain versus the duty cycle under various coupling coefficients is shown 
in Fig. 9. It is seen that as the K decreases, the voltage gain increases. When K is equal to 1, the ideal 
voltage gain is written as 
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Fig.9 The effect of the coupling coefficient on the voltage gain under N=2 
 Fig.10 shows the ideal voltage gain comparison versus the duty ratio and turns ratio of the proposed 
converter as compared with the converters in previous papers [4] and [7]. As the turns ratio N decreases, 
the voltage conversion gain increases dramatically. This performance is contrary to other high step up 
DC-DC converters. 
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Fig.10 Voltage gain comparison versus duty cycle and turns ratio of the proposed converter 
B. Voltage stress analysis 
According to the above analysis, the voltage stresses across the switch S and diodes are derived from 
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The voltage stresses on the power switch S and diodes related to the output voltage and turns ratio 
can be expressed as 
   
1S
1
= =
2 1


D o
N
V V V
N
                              (13) 
   
o 2
= =
2 1
D D o
N
V V V
N
                              (14) 
The relationship between the normalized voltage stresses on the semiconductor components and the 
turns ratio N is illustrated in Fig. 11. As the turns ratio decreases (voltage gain increases), the voltage 
stresses of switch S and diode D1 also decrease. Although the voltage stresses of diodes D2 and Do are 
increased, it is below the output voltage. 
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Fig. 11 The normalized voltage stresses on the semiconductor components 
C. Current stress analysis 
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Fig. 12 The simplified waveforms of the proposed converter 
In order to simplify the current calculation, the extremely short time interval  0 1t t  and  2 3t t is 
neglected. The magnetizing current is considered to be a constant as the magnetizing inductance
ML is 
large enough. Other parasitic factors are also ignored. The simplified waveforms are shown in Fig.12. 
According to the current balance law, the average currents of the output diode Do and diode D2 in its 
turn on condition are,  
 
o 2 5[ , ] o
= 1D t tI I D                             (15) 
2 0 2[ , ] o
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Based on the charge balance principle of capacitor cC , the time interval 24t and 45t  can be derived 
as  
                            
  
24
2 1 1
=
2 1
 


c S
D N
t t T
N
                        (17) 
                             
 
45
1
=
2 1


S
D
t T
N
                             (18) 
Thus, according to the current balance law, the average current of the clamped diode D1  in its turn 
on condition is: 
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During the time interval t t2 5[ , ], while using KCL, at junction points of the primary side 1N  of the 
coupled inductor, the secondary side 
2N  of the coupled inductor, and multiplier capacitor 1C , the 
average current of the leakage inductor can be written as 
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                           (20) 
According to the magnetic flux conservation principle and Fig.12, the following expression can be 
deduced 
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Then, the RMS value of switch S is, 
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Where K is the coefficient of inductor current ripple ( 
k 0 2[ , ]
= L L t tI KI  ).  
D. The effect of parasitic parameters on the voltage gain 
In fact, the winding resistances of the coupled inductor, the conduction resistors of switch, and diode 
forward voltage have a little impact of the voltage gain. To simplify voltage gain analysis affected by the 
parasitic parameters, the leakage inductance is taken as zero. The primary sides and secondary sides of 
coupled inductors are equaled to 
1NR and 2NR , respectively. The conduction resistor of switch is equaled 
 to
SR . The diode forward voltage is equaled to dV  and the resistors of diodes are equaled to dR . Fig.13 
shows the simplified circuit affected by the parasitic parameters of proposed converter, where 
jt  is 
represented by
0t , 2t , 4t , 5t .
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Fig.13 Simplified circuit for voltage gain analysis affected by parasitic parameters 
From Fig.13 and Fig.12, when the switch is turned on, during the time interval  0 2,t t , the voltage 
across the winding 
1N can be expressed as 
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When the switch is turned off, the voltage across the winding 
1N can be expressed as 
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Combining (25)-(28), and collecting terms, then the voltage gain can be obtained as 
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Where, 
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It can be seen that the voltage gain is affected by the parasitic parameters including resistors and 
diode forward voltage. Once the circuit components are ideal, expression (10) can be obtained. In fact, the 
parasitic resistors of the circuit component are rather smaller than the output resistor. Therefore, their 
impact on the voltage can be ignored in practical circuit design. 
VI Leakage energy solution of other converters 
The passive-lossless clamp scheme can be employed for other deduced converters in part II as shown 
in Fig.14. With the simple but effective passive lossless circuits, the leakage energy is recycled and the 
voltage spikes are absorbed. So the efficiency of the converter is improved[20]. 
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Fig.14 A family of basic high step up DC-DC converters with passive lossless circuits 
VII Experimental verification 
A 400W prototype converter with high step up ratio has been implemented and tested. Table I shows 
the specifications and circuit components, respectively, used in the proposed converter. 
TABLE I System specifications of the proposed converter 
Input voltage 
inV  48V 
Output voltage 
oV  380V 
Rated power 
oP  400W 
Switching frequency 
sf  50kHz 
MOSFET Switches S , IRFP4668 
Diodes 1 2, ,o c cD D D  VF30200,MUR460, IDH08G65C5 
Output capacitor 
oC  470μF  
Capacitor 1,c cC C  12.4 μF ,8.8 μF (several capacitors in 
parallel) 
Coupled inductors EE55, P SN : N 30 :16 , 
Fig.15 (a) shows the experimental waveforms of driver signal gV , voltage stresses on switch S and 
diode D1, SV and D1V . Although the leakage inductance of the coupled inductor can induce voltage spike 
on the switch S, the voltage SV is clamped about 130V. This makes the low resistance MOSFET available. 
 Thus, it is beneficial for the efficiency improvement. The voltage 
D1V  is also about 130V. Fig. 15 (b) 
shows the measured waveforms of 
D2V and DoV . The voltage stresses on them is about 260V. Fig. 15 (c) 
shows the experimental waveforms of all the capacitors. The voltage stresses,
CcV , C1V and oV are 
respectively about 130V, 180V and 380V. Fig. 15 (d) and (e) show the experimental waveforms of 
currents
1Ni , 2Ni , 2Di and ODi . They are all corresponding to the theoretical analysis. In addition, as 
shown in Fig. 15 (d), the current 
2Ni decreases to zero naturally. It means there is no reverse recovery 
problem in diode D1. 
TABLE II Comparison of RMS current  
between theoretical value and experimental value 
S1 Duty cycle  Theoretical value Experimental value 
0.5 6.9 7.1 
0.62 8.3 8.7 
0.7 10 10.5 
The experimental RMS of the power switch current is in contrast to the theoretical value based on 
equation (24), as shown in Table II. Because of parasitic parameters, measurement error and so on, they 
are not absolutely the same. But, equation (24) can still be a good reference for choosing the switch. 
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Figs. 15 Experimental waveforms of the proposed converter 
The efficiency of the proposed converter measured per 50W is illustrated in Fig.16. The maximum 
efficiency is about 96.5%. 
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Fig.16 Test efficiency of the proposed converter 
VIII Conclusion 
In this paper, a family of DC-DC converters is deduced from impedance source DC-DC converters 
for high step up conversion. The voltage ratio characteristic of impedance source converters is used in the 
proposed converters, and the shortcomings of the impedance source converters, i.e. high voltage stress on 
mosfet, are avoided. The voltage stresses on the switches in the proposed converters are greatly reduced. 
In addition, in order to suppress the voltage spike induced by the leakage energy, the passive clamp circuit 
is applied. Therefore, it makes the low resistance mosfet available, and the efficiency is improved. At last, 
the experiment results verify the theoretical analysis. 
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